HOME > PRODUCT > OP-FW12GA
PRODUCT
High-speed Communication firmware
(For LE-8200A/8200)

OP-FW12GA

Specification
Specifications of OP-FW12GA
Applicable Analyzer LE-8200A/LE-8200
Interface RS-422/RS-485(RS-530)*1, TTL*2, SPI*2
Protocol HDLC, SDLC, X.25, CC-Link(NRZ/NRZI format, AR clock*3), SPI, ASYNC, Profibus
Speed HDLC, CC-Link
ASYNC
Profibus
115.2kbps - Full-duplex 6Mbps / Half-duplex 12Mbps*4
SPI 115.2kbps - 20Mbps*4*5
Max 12Mbps (master mode) / 6Mbps (slave mode) when using simulation mode.
Setting steps User-set: 4 effective digits
Error Check FCS Error(CRC-ITU-T), Abort, short frame, Brake, Framing error, Parity error, BCC error
On-line Monitor Time stamps 9 digits , 0 to 134217727
selectable in 1mS, 100μS, 10μS or 1μS
ID Filter (HDLC) able to set 2 characters (don't care, bit masks available)
Simulation Transmission
data table
16K data (can be divided to 160 tables)
MANUAL mode Data table corresponding to the numerical keys can be sent
Able to set continuous transmission and interval.
Trigger It outputs a Low pulse of 1μs to the external trigger terminal or automatically stops monitoring by single detection or sequential detection of two sets of characters (max 8 characters, you can choose don’t care and bit mask) or by detection of an error (CRC error, abort, short frame).
Logic analyzer function clock 1KHz-40MHz, 100MHz
memory 4000 sampling
PULSGEN function*6 It regenerates the timing waveform on a communication line, which captured by the logic analyzer function.
Data Search search any trigger data, error data and character lines
Auto Run/Stop Measurement starts and stops in appointed time
Composition Firmware CD, Instruction Manual
*1 when using the standard board
*2 necessary to have OP-SB85/OP-SB85L.
*3 The synchronous clock extracted from the edge of the transmission and reception data.
*4 necessary to have OP-SB85L for high-speed simulation of TTL/SPI.
*5 when transmission data continues more than 16byte, max speed may be at max. 6Mbps.
*6 This function requires LE-8200A.